информационная безопасность
без паники и всерьез
 подробно о проектеRambler's Top100
За кого нас держат?Страшный баг в WindowsСетевые кракеры и правда о деле Левина
BugTraq.Ru
Русский BugTraq
 Анализ криптографических сетевых... 
 Модель надежности двухузлового... 
 Специальные марковские модели надежности... 
 Бэкдор в xz/liblzma, предназначенный... 
 Три миллиона электронных замков... 
 Doom на газонокосилках 
главная обзор RSN блог библиотека закон бред форум dnet о проекте
bugtraq.ru / форум / dnet
Имя Пароль
ФОРУМ
все доски
FAQ
IRC
новые сообщения
site updates
guestbook
beginners
sysadmin
programming
operating systems
theory
web building
software
hardware
networking
law
hacking
gadgets
job
dnet
humor
miscellaneous
scrap
регистрация





Легенда:
  новое сообщение
  закрытая нитка
  новое сообщение
  в закрытой нитке
  старое сообщение
  • Напоминаю, что масса вопросов по функционированию форума снимается после прочтения его описания.
  • Новичкам также крайне полезно ознакомиться с данным документом.
[RC5] Бенч 8200 на новой версие:) 17.12.08 07:56  Число просмотров: 6100
Автор: maestro_sochi <maestro> Статус: Member
<"чистая" ссылка>
dnetc v2.9102-508-GTR-08121316 for Win32 (WindowsNT 5.1).
Please provide theentireversion descriptor when submitting bug reports.
The distributed.net bug report pages are at http://bugs.distributed.net/
Using email address (distributed.net ID) 'хххххх@mail.ru'

[Dec 17 04:34:34 UTC] Automatic processor detection found 1 processor.
[Dec 17 04:34:34 UTC] Automatic processor type detection found
a GeForce 8200 (1 MPs) processor.
[Dec 17 04:34:34 UTC] RC5-72: Running micro-bench to select fastest core...
[Dec 17 04:36:20 UTC] RC5-72: using core #9 (CUDA 2-pipe 64-thd busy wait).
[Dec 17 04:36:20 UTC] RC5-72: Loaded random 53:9C9C1903:00000000:1*2^32
[Dec 17 04:36:20 UTC] RC5-72: 0 packets remain in buff-in.r72
[Dec 17 04:36:20 UTC] RC5-72: 0 packets are in buff-out.r72
[Dec 17 04:36:20 UTC] 1 cruncher has been started.
.....10%.....20%
[Dec 17 04:37:17 UTC] RC5-72: using core #0 (CUDA 1-pipe 64-thd busy wait).
[Dec 17 04:37:36 UTC] RC5-72: Benchmark for core #0 (CUDA 1-pipe 64-thd bus ...
0.00:00:16.65 [15,899,775 keys/sec]
[Dec 17 04:37:36 UTC] RC5-72: using core #1 (CUDA 1-pipe 64-thd sleep 100us).
[Dec 17 04:37:56 UTC] RC5-72: Benchmark for core #1 (CUDA 1-pipe 64-thd sle ...
0.00:00:17.32 [13,951,542 keys/sec]
[Dec 17 04:37:56 UTC] RC5-72: using core #2 (CUDA 1-pipe 64-thd sleep dynamic).
[Dec 17 04:38:15 UTC] RC5-72: Benchmark for core #2 (CUDA 1-pipe 64-thd sle ...
0.00:00:16.57 [14,721,387 keys/sec]
[Dec 17 04:38:15 UTC] RC5-72: using core #3 (CUDA 1-pipe 128-thd busy wait).
[Dec 17 04:38:35 UTC] RC5-72: Benchmark for core #3 (CUDA 1-pipe 128-thd bu ...
0.00:00:16.89 [15,899,775 keys/sec]
[Dec 17 04:38:35 UTC] RC5-72: using core #4 (CUDA 1-pipe 128-thd sleep 100us).
[Dec 17 04:38:53 UTC] RC5-72: Benchmark for core #4 (CUDA 1-pipe 128-thd sl ...
0.00:00:16.54 [12,429,560 keys/sec]
[Dec 17 04:38:53 UTC] RC5-72: using core #5 (CUDA 1-pipe 128-thd sleep dyna ...
[Dec 17 04:39:14 UTC] RC5-72: Benchmark for core #5 (CUDA 1-pipe 128-thd sl ...
0.00:00:17.34 [12,437,855 keys/sec]
[Dec 17 04:39:14 UTC] RC5-72: using core #6 (CUDA 1-pipe 256-thd busy wait).
[Dec 17 04:39:32 UTC] RC5-72: Benchmark for core #6 (CUDA 1-pipe 256-thd bu ...
0.00:00:16.48 [8,744,976 keys/sec]
[Dec 17 04:39:32 UTC] RC5-72: using core #7 (CUDA 1-pipe 256-thd sleep 100us).
[Dec 17 04:39:51 UTC] RC5-72: Benchmark for core #7 (CUDA 1-pipe 256-thd sl ...
0.00:00:16.32 [8,196,096 keys/sec]
[Dec 17 04:39:51 UTC] RC5-72: using core #8 (CUDA 1-pipe 256-thd sleep dyna ...
[Dec 17 04:40:10 UTC] RC5-72: Benchmark for core #8 (CUDA 1-pipe 256-thd sl ...
0.00:00:16.54 [8,287,756 keys/sec]
[Dec 17 04:40:11 UTC] RC5-72: using core #9 (CUDA 2-pipe 64-thd busy wait).
[Dec 17 04:40:30 UTC] RC5-72: Benchmark for core #9 (CUDA 2-pipe 64-thd bus ...
0.00:00:16.45 [16,138,272 keys/sec]
[Dec 17 04:40:30 UTC] RC5-72: using core #10 (CUDA 2-pipe 64-thd sleep 100us).
[Dec 17 04:40:49 UTC] RC5-72: Benchmark for core #10 (CUDA 2-pipe 64-thd sl ...
0.00:00:17.32 [12,404,494 keys/sec]
[Dec 17 04:40:49 UTC] RC5-72: using core #11 (CUDA 2-pipe 64-thd sleep dyna ...
[Dec 17 04:41:08 UTC] RC5-72: Benchmark for core #11 (CUDA 2-pipe 64-thd sl ...
0.00:00:17.31 [12,621,983 keys/sec]
[Dec 17 04:41:09 UTC] RC5-72: using core #12 (CUDA 2-pipe 128-thd busy wait).
[Dec 17 04:41:28 UTC] RC5-72: Benchmark for core #12 (CUDA 2-pipe 128-thd b ...
0.00:00:16.73 [7,494,144 keys/sec]
[Dec 17 04:41:28 UTC] RC5-72: using core #13 (CUDA 2-pipe 128-thd sleep 100us).
[Dec 17 04:41:47 UTC] RC5-72: Benchmark for core #13 (CUDA 2-pipe 128-thd s ...
0.00:00:16.32 [7,360,512 keys/sec]
[Dec 17 04:41:47 UTC] RC5-72: using core #14 (CUDA 2-pipe 128-thd sleep dyn ...
[Dec 17 04:42:06 UTC] RC5-72: Benchmark for core #14 (CUDA 2-pipe 128-thd s ...
0.00:00:16.32 [7,356,432 keys/sec]
[Dec 17 04:42:06 UTC] RC5-72: using core #15 (CUDA 4-pipe 64-thd busy wait).
[Dec 17 04:42:24 UTC] RC5-72: Benchmark for core #15 (CUDA 4-pipe 64-thd bu ...
0.00:00:16.32 [8,327,184 keys/sec]
[Dec 17 04:42:24 UTC] RC5-72: using core #16 (CUDA 4-pipe 64-thd sleep 100us).
[Dec 17 04:42:43 UTC] RC5-72: Benchmark for core #16 (CUDA 4-pipe 64-thd sl ...
0.00:00:16.32 [8,208,384 keys/sec]
[Dec 17 04:42:43 UTC] RC5-72: using core #17 (CUDA 4-pipe 64-thd sleep dyna ...
[Dec 17 04:43:02 UTC] RC5-72: Benchmark for core #17 (CUDA 4-pipe 64-thd sl ...
0.00:00:16.51 [8,287,756 keys/sec]
[Dec 17 04:43:02 UTC] RC5-72: using core #18 (CUDA 4-pipe 128-thd busy wait).
[Dec 17 04:43:21 UTC] RC5-72: Benchmark for core #18 (CUDA 4-pipe 128-thd b ...
0.00:00:16.71 [7,461,583 keys/sec]
[Dec 17 04:43:21 UTC] RC5-72: using core #19 (CUDA 4-pipe 128-thd sleep 100us).
[Dec 17 04:43:40 UTC] RC5-72: Benchmark for core #19 (CUDA 4-pipe 128-thd s ...
0.00:00:16.34 [7,356,432 keys/sec]
[Dec 17 04:43:40 UTC] RC5-72: using core #20 (CUDA 4-pipe 128-thd sleep dyn ...
[Dec 17 04:43:59 UTC] RC5-72: Benchmark for core #20 (CUDA 4-pipe 128-thd s ...
0.00:00:16.32 [7,360,512 keys/sec]
<dnet> Поиск 






Rambler's Top100
Рейтинг@Mail.ru


  Copyright © 2001-2024 Dmitry Leonov   Page build time: 0 s   Design: Vadim Derkach